Loop aware CFG matching strategy for accurate performance estimation in IR-level native simulation
نویسندگان
چکیده
منابع مشابه
A Loop-Aware Search Strategy for Automated Performance Analysis
Automated online search is a powerful technique for performance diagnosis. Such a search can change the types of experiments it performs while the program is running, making decisions based on live performance data. Previous research has addressed search speed and scaling searches to large codes and many nodes. This paper explores using a finer granularity for the bottlenecks that we locate in ...
متن کاملPACRR: A Position-Aware Neural IR Model for Relevance Matching
In order to adopt deep learning for information retrieval, models are needed that can capture all relevant information required to assess the relevance of a document to a given user query. While previous works have successfully captured unigram term matches, how to fully employ position-dependent information such as proximity and term dependencies has been insufficiently explored. In this work,...
متن کاملAccurate Rate-Aware Flow-level Traffic Splitting
This paper aims to accurately realize given traffic split ratios in switches with small performance degradation. For given traffic split ratios calculated mathematically by TE algorithms in the control plane, the load distribution mechanisms in the data plane implement such splits without breaking flows. Treating all flows equally, the state-of-the-art approaches deployed in switches do not pro...
متن کاملAccurate logic - level power estimation
sizable errors for gates with highly loaded inputs and lightly loaded outputs [3]. The connection matrix can be used to detect conditions for which there is a transient open path between Vdd and Vss. On every input pattern transition , we check if any node that was connected to Vdd in the old input conguration is connected to Vss in the new one or viceversa. If this condition is veried, short c...
متن کاملPOWER AND TIMING MODELLING, OPTIMISATION AND SIMULATION Leakage current aware high-level estimation for VLSI circuits
The ever-growing leakage current of MOSFETs in nanometre technologies is the major concern to high performance and power efficient designs. Dynamic power management via powergating is effective to reduce leakage power, but it introduces power-up current that affects the circuit reliability. The authors present an in-depth study on high-level modelling of power-up current and leakage current in ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Integration
سال: 2019
ISSN: 0167-9260
DOI: 10.1016/j.vlsi.2018.02.001